UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/644,225	08/19/2003	08/19/2003 Igor Keller		6463
55497 VISTA IP LAW	7590 06/09/200 V GROUP LLP	EXAMINER		
1885 Lundy Av		PIERRE LOUIS, ANDRE		
Suite 108 SAN JOSE, CA	95131	ART UNIT PAPER NUMBE		
			2123	
			MAIL DATE	DELIVERY MODE
			06/09/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Communication		Application No. Applicant(s)							
		10/644,225		KELLER, IGOR					
Office Action Summary			Examiner		Art Unit				
			ANDRE PIE	RRE LOUIS	2123				
Period fo	The MAILING DATE of this commur or Reply	nication appe	ears on the o	cover sheet with the c	orrespondence ac	idress			
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE IN THE INSIDE OF	MAILING DA's of 37 CFR 1.136 munication. tatutory period will y will, by statute, co	TE OF THIS 6(a). In no even Il apply and will o cause the applic	S COMMUNICATION t, however, may a reply be time expire SIX (6) MONTHS from ation to become ABANDONE	J. nely filed the mailing date of this of (35 U.S.C. § 133).				
Status									
1) 又	Responsive to communication(s) file	ed on <i>02 .lur</i>	ne 2009						
·	• • • • • • • • • • • • • • • • • • • •	2b)⊠ This a		n-final.					
′=		<i>′</i> —			secution as to the	e merits is			
٠,٠	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
4)🛛	Claim(s) 1-41 is/are pending in the	application.							
•	4a) Of the above claim(s) is/are withdrawn from consideration.								
	☐ Claim(s) is/are allowed.								
-	S)⊠ Claim(s) <u>——</u> is/are allowed. S)⊠ Claim(s) <u>1-41</u> is/are rejected.								
	Claim(s) is/are objected to.								
	Claim(s) are subject to restri	ction and/or	election red	quirement.					
Applicati	on Papers								
9)□	The specification is objected to by th	ne Examiner.	_						
-	The drawing(s) filed on is/are			objected to by the E	Examiner.				
7-7	Applicant may not request that any obje		-	-					
						FR 1 121(d)			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority u	ınder 35 U.S.C. § 119								
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.									
2) Notic 3) Inforr	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (I nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	PTO-948)		I) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P S) Other:	nte				

Application/Control Number: 10/644,225 Page 2

Art Unit: 2123

DETAILED ACTION

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 6/2/2009 has been entered.

2. Claims 1-41 remain pending and are presented for examination.

Response to Arguments

- 3. Applicant's arguments filed 6/02/2009 have been fully considered but they are not persuasive.
- 3.1 Applicant argue that Lee does not teach select a timing events based at least in part upon a load of the gate, the Examiner respectfully disagrees and asserts that Lee et al. does teach the selection of at least one timing event, namely latest signal, as worst case timing event (see Lee col.1 lines 23-27, col.7 lines 29-31), wherein a plurality of signals containing a combination of all possible slews and arrival times and gate's characteristic taking into consideration other parameters such as capacitive loading propagated at the gates are selected (see col.4 lines 27-43, col.5 lines 1-5, col.16 lines 8-56 and col.14 lines 25-40), storing information related to the worst case timing event (col.14 lines 40-43 and col.15 lines 52-62).
- 3.2 While the applicant believes that the independent claims, along with the dependent claims should be found allowable, the examiner respectfully disagrees and

Art Unit: 2123

asserts that the combined references cited teach the entire claimed invention, as evidenced by the grounds of rejection below.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4.0 Claims 1-41 are rejected under 35 U.S.C. 102(b) as being anticipated by Lee et al. (U.S. Patent No. 6,430,731).
- 4.1 In considering the independent claims 1,6, 11, 19, 29, and 33, Lee et al. teaches Beakes et al. substantially teaches a computer implemented method for determining a worst-case transition, and particularly teaches the steps of determining at least a plurality of different arrival times and a plurality of different slews from a plurality of timing events propagated to an input of a gate of based at least in part upon a timing model of the gate (col.2 lines 16-33 and col.4 line 9-col.5 line 5; also see col.7 lines 4-10); selecting one of the plurality of timing events propagated to the input of the gate as a worst case timing event based at least upon a load of the gate, an arrival time in the plurality of the different arrival times and a slew of the plurality of different slews of the plurality of timing events (fig.11, col.1 lines 23-27, col.4 lines 27-43, col.5 lines 1-5, and col.6 line 31- col.7 line 31, col.14 lines 25-43 and col.15 lines 42-col.16 line 42); storing information related to the worst case timing event in a computer readable medium (col.14 lines 40-43 and col.15 lines 52-62).

Application/Control Number: 10/644,225 Page 4

Art Unit: 2123

4.2 As per claims 2,7, 12, and 20, Lee et al. teaches the step of determining a plurality of gate delays for a plurality of input signals based at least in part upon the timing model of the gate (see Lee et al. col.4 lines 27-43).

- 4.3 With regards to claims 3,8, 13, and 21, Lee et al. teaches that the step of selecting the worst-case input timing event further comprises the step of selecting a worst delay based at least in part upon the gate delays (see Lee et al. col.15 lines 44-48).
- Regarding claims 4,9, 14, and 22, Lee et al. teaches that the timing model comprises To = Ti + Dg, $Dg = F(S_I, C)$, $So = Q(S_I, C)$, where To is an output time, T_i is an input time, Dg is a gate delay, S_I is an input slew, C is a capacitive load of the gate, and So is an output slew, wherein the delay Dg of the gate depends, at least in part, on the slew of the input transition and capacitive load at the output of the gate (see Lee et al. col.4 lines 27-43).
- 4.5 Regarding claims 5,10, 15, and 23, Lee et al. teaches that the timing model is a timing library format (FTL) model (*see Lee et al. col.5 lines 7-17*).
- 4.6 With regards to claims 16-18, Lee et al. teaches that the output slews of the output timing events includes slew rate of the output timings, which is determined by an amount of time for a waveform to transition from a first voltage to a second voltage (see Lee et al. col.2 lines 16-33).
- 4.7 Regarding claim 24, Lee et al. teaches that the different arrival times comprise the arrival times of the timing event at each input of the gate (see Lee et al. col.2 lines 16-33 and col.4 lines 9-43).

Application/Control Number: 10/644,225 Page 5

Art Unit: 2123

4.8 As per claim 25, Lee et al. teaches that the different arrival times of the timing event at each input of the gate comprises the input times of the timing events (see Lee et al. col.2 lines 16-33 and col.4 lines 9-43).

- 4.9 With regards to claims 26,30, and 34, Lee et al. teaches that the different slews comprise transition times of the timing events through the gate (see Lee et al. col.3 line 65-col.4 lines 43).
- 4.10 Regarding claims 27,31, and 35, Lee et al. teaches that the transition times of the timing events through the gate are based at least in part upon characteristics of the gate (see Lee et al. col.3 line 65-col.4 lines 43).
- 4.11 As per claims 28,32, and 36, Lee et al. teaches that a duration of the transition times of the timing events through the gate is based at least in part upon characteristics of the gate (see Lee et al. col.3 line 65-col.4 lines 43).
- 4.12 With regards to claims 37-41, Lee et al. teaches that information related to the worst-case timing event is stored in a memory (see Lee et al. col.14 lines 40-43 and col.15 lines 52-62).

Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 5.1 Frank et al. (U.S. Patent No. 6,782,511) teaches a behavior synthesis electronic design automation tool business to business application service provider.
- 6. Claims 1-41 are rejected and **THIS ACTION IS Non-FINAL**. Any inquiry concerning this communication or earlier communications from the examiner should be

directed to Andre Pierre-Louis whose telephone number is 571-272-8636. The examiner can normally be reached on Mon-Fri, 8:00AM-4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul L. Rodriguez can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/A. P. L./ Examiner, Art Unit 2123

June 5, 2009

/Paul L Rodriguez/

Supervisory Patent Examiner, Art Unit 2123